Dr. Soumya Pandit

Assistant Professor, Stage-III,
Institute of Radio Physics and Electronics,
University of Calcutta,
and
Chartered Engineer [India],
Electronics and Telecommunication Engineering



Personal Information

Date of Birth: 09.07.1976

Gender Male

Residential Address
 168, Rajdanga School Road

P.O. East Kolkata Township

Kolkata 700107, West Bengal, India

Contact Details

Office Address
 Institute of Radio Physics and Electronics

University of Calcutta

92 APC Road, Kolkata 700 009

West Bengal, India

Mobile Number + 91 9874852007

Personal Website https://sites.google.com/site/spirpe/

Google Scholar Page https://scholar.google.com/citations?user=9JjkfGkAAAAJ&hl=en

Research Gate https://www.researchgate.net/profile/Soumya Pandit4

Email sprpe@caluniv.ac.in

soumya_pandit@ieee.org soumya.pandit.rpe@gmail.com

Academic Details

2009 Ph.D. in Engineering, Indian Institute of Technology, Kharagpur
 2002 M.Tech in Radio Physics and Electronics, University of Calcutta

2000 M.Sc in Electronic Science, University of Calcutta
 1998 B.Sc with Honours in Physics, University of Calcutta

Employment Details

• 2017 (Feb)-onwards	Assistant Professor, Stage-III Institute of Radio Physics and Electronics University of Calcutta
• 2012 (Feb)-2017 (Feb)	Assistant Professor, Stage-II Institute of Radio Physics and Electronics University of Calcutta
• 2008 (Nov)- 2012 (Feb)	Assistant Professor, Stage-I Institute of Radio Physics and Electronics University of Calcutta
• 2008 (Feb)-2008 (Oct)	Assistant Professor Electronics and Communication Engineering Department Meghnad Saha Institute of Technology
• 2003 (Aug)-2008 (April)	Research Consultant Advanced VLSI Design Laboratory SRIC, IIT Kharagpur
• 2002 (Jan)-2003 (July)	Lecturer Electronics and Communication Engineering Department Meghnad Saha Institute of Technology

Academic Responsibilities

- Undergraduate and postgraduate level teaching (theory and laboratory) as per University of Calcutta curriculum at Institute of Radio Physics and Electronics, 2008 (Nov-onwards)
- Teacher –In Charge of IC Design Laboratory, a research and post-graduate level teaching laboratory.
- Teacher-In Charge (jointly) of Electronic Circuits Laboratory and Analog Circuits Simulation, under graduate level teaching laboratories.
- Member of the Syllabus sub-committee responsible for up gradation of B.Tech syllabus in Electronics and Communication Engineering at the Institute of Radio Physics and Electronics
- Member of the Syllabus sub-committee responsible for upgradation of M.Tech VLSI Design syllabus.

- Member of the Board of Studies in Electronics and Communication Engineering and Board of³
 Post Graduate Studies in VLSI Design
- Coordinator of the 3rd Semester B.Tech course in Electronics and Communication Engineering.
- Member of Admission and Selection Committee for M.Tech students admission.
- Member of the Departmental Committee.

Research Interest

- Compact Modeling of Semiconductor Devices
- Ultra-Low Power Design of CMOS Analog ICs.
- Design for Manufacturability for CMOS ICs

Professional Memberships

- Senior Member, IEEE, Membership No: 80057634
- Member, IE(I), Membership No: M-1654378
- FOSET, Life Member, Membership No: LM/2011-2104

Involvements in IEEE

- Founded the IEEE ED Student Branch University of Calcutta (SBC28561A) in the capacity of chapter advisor
- Treasurer, IEEE EDS Calcutta Chapter 2012-2013
- Chair, IEEE EDS Calcutta Chapter, 2014-2015
- Members of the Regions and Chapter Committee, IEEE Electron Devices Society, USA, 2016-2017
- Vice Chair, SRC, Region-10, IEEE Electron Devices Society, USA, 2018- present

Other Professional Achievements

- Member of the Board of Studies in Electronics and Communication Engineering, National Institute
 of Science and Technology, Berhampur, Autonomous College under Biju Pattanaik University of
 Technology, Odhisa.
- Session Chair, 5th International Conference on Opto-Electronics and Applied Optics (OPTRONIX-2019)
- Session Chair, Modeling and Simulation Track, 4th IEEE International Conference on Emerging Electronics (ICEE), 16-19 Dec, 2018
- Member of the Technical Program Committee, 31st International Conference on VLSI Design, 2018

- Member of the Technical Program Committee, 21st International Symposium on VLSI Design and 4 Test, 2017, IIT Roorkee
- Member of the Technical Program Committee, 7th International Symposium on Embedded Computing and System Design, 2017, NIT Durgapur
- Ph.D. Forum Chair, 29th International Conference on VLSI Design, 2016
- Session Chair, International Conference, Microelectronics, Circuits and Systems (Micro-2014), International Conference, Microelectronics, Circuits and Systems (Micro-2014)6

Publications

Published Papers in Journals

S. No	Title with page nos.	Journal	ISSN/ISBN No	Whether peer reviewed . Impact factor, if any	No. of co- auth or	Wheth er you are the main author	API Scor e
1.	Performance Assessment of CMOS circuits using III-V on Insulator MOS Transistors	Silicon Springer Nature, 2020, 13 July 2020,	1876-990X	YES, IF= 1.499	1	Yes, Supervi sor	
2.	A Global Routing Method for Graphene Nanoribbons Based Circuits and Interconnects	ACM Journal on Emerging Technologies in Computing Systems, Vol. 16, No. 3, May 2020	1550-4832	YES, IF=1.367	2	Yes, Supervi sor	
3.	Charge-Based Compact Drain Current Modeling of InAs-OI-Si MOSFET Including Subband Energies and Band Nonparabolicity	IEEE Transactions on Electron Devices	0018-9383	YES, IF = 2.62	2	Yes, Supervi sor	

4.	Analysis of scaling of thickness of the buffer layer on analog/RF and circuit performance of InAs-OI-Si MOSFET using NQS model	International Journal of Numerical Modeling, John Willey	1099-1204	YES, IF= 0.795	1	Yes, supervi sor	
5.	Analysis of Drain Current Local Variability of an n-Channel EδDC MOSFET Due to RDD Considering Inversion Charge and Correlated Mobility Fluctuations	IEEE Transactions on Electron Devices,	0018-9383	YES, IF = 2.62	1	Yes	28
6.	Effects of BOX Engineering on Analog/RF and circuit performance of InGaAs- OI-Si MOSFET, Accepted for Publications	International Journal of Electronics, Taylor and Francis, UK	ISSN 0020- 7217 (Print); ISSN 1362- 3060 (Online)	Yes. IF= 0.459	1	Yes Supervi sor	21
7.	Study of G-S/D underlap for enhanced analog	Superlattice	ISSN: 0749-	Yes	1	Yes	28
	performance and RF/circuit analysis of UTB InAs-OI-Si MOSFET using NQS small signal model, http://dx.doi.org/10.10 16/j.spmi.2016.11.053	and Microstructure, Elsevier, 2016.	6036	IF = 2.117		Supervi	

	016-2995-z						
9.	Substrate Bias Effect of Epitaxial Delta Doped Channel MOS Transistor for Low Power Applications	International Journal of Electronics, Taylor and Francis, UK, Vol. 104, No 1 pp 47-63,	ISSN 0020- 7217 (Print); ISSN 1362- 3060 (Online)	Yes, IF= 0.459	2	Yes Supervi sor and Corresp -onding Author	21
10.	Channel Profile Design of EδDC MOSFET for High Intrinsic Gain and Low VT Mismatch, pp 551-557	IEEE. Transaction on Electron Devices, Vol. 63, No. 2, 2016 pp 551-557 IEEE, USA,	ISSSN No: 0018-9383	YES, IF = 2.472	1	Yes Supervi sor and Corresp -onding Author	28
11.	SarmistaSengupta and Soumya Pandit, 'Study of performance scaling of 22nm epitaxial delta- doped channel MOS transistor', pp 1-15	International Journal of Electronics	0020-7217 (Print), 1362-3060 (Online)	YES Inpact = 0.751	1	1	21
12.	Modeling and Design of a Nano Scale CMOS Inverter for Symmetric Switching Characteristics', VLSI Design, vol. 2012, Article ID 505983, 13 pages, 2012.	VLSI Design, vol. 2012 (2012) Indexed journal	ISSN: 1065- 514X (Print) ISSN: 1563- 5171 (Online) doi:10.115 5/VLSI	Yes	1	Yes Corresp -onding Author	17.5
13.	A Methodology for Generation of Performance Models for the Sizing of Analog High-level Topologies' Article ID 475952, 17	VLSI Design, vol. 2011 (2011) Indexed journal	ISSN: 1065- 514X (Print) ISSN: 1563- 5171 (Online)	Yes	2	Yes Supervi sor/me ntor	17.5

	pages		doi:10.115 5/VLSI				
14.	Adaptive Sampling Algorithm for ANN- based Performance Modeling of Nano-scale CMOS Inverter pp 214	Electronics	ISSN: 2010- 3972(Electr onic) ISSN: 2010- 3964 (Print)	YES	1	YES Supervi sor	17.5
15.	'An Automated High- Level Topology Generation Procedure for Continuous-Time ΣΔ Modulator', Integration, the VLSI journal, 2010, Vol. 43 pp 289-304,	Integration-the VLSI Journal Indexed journal	0167-9260	Yes Impact factor = 1.00	2	Yes 1 st Author	24.5
16.	A Fast Exploration Procedure for Analog High-Level Specification Translation, pp 1493 - 1497	IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, Vol 27, No 8, Aug. 2008	0278-0070	Yes Impact factor = 1.942	3	Yes 1 st Author	24.5

Publications other than Journal Articles (books, chapters in books)

Book

S. No	Chapter Title	Book title, editor and publisher	ISSN/ISBN No	No. of co-authors	Whether you are the main author	API Score
1.	воок	Nano-Scale CMOS Analog Circuits: Models and CAD Techniques for High-Level Design, CRC Press, USA, Taylor & Francis, UK and others, 2014	Print ISBN: 978-1-4665-6426-8 eBook ISBN: 978- 1-4665-6428-2	2	Yes. 1 st Author	21

Book Chapters

S. No	Chapter Title	Book title, editor and publisher	ISSN/ISBN No	No. of co-authors	Whethe r you are the main author	API Score
1.	Design Methodology for Ultra-Low-Power CMOS Analog Circuits for ELF-SLF Applications	Nanoscale VLSI, Editors: Dr. Rohit Dhiman, Dr. Rajeevan Chandel Publisher: Springer Singapore	978-981-15- 7937-0	Nil	Yes	10
2.	UTB III-V-OI-Si MOS Transistor: the future Transistor for VLSI Design	VLSI and Post-CMOS Electronics, Edited by R.Dhiman and R.Chandell, IET, UK.	ISBN-13: 978- 1-83953-051- 7	1	YES	7
3.	CMOS Design and Analysis of Four Quadrant Analog Multiplier Circuit for LF Applications	Kundu S., Acharya U., De C., Mukherjee S. (eds) Lecture Notes in Electrical Engineering, vol 602. Springer, Singapore. https://doi.org/10.1 007/978-981-15- 0829-5_28	978-981-15- 0828-8	1	Yes	7
4.	Design of a Health Monitoring System for Heart Rate and Body Temperature Sensing Including Embedded Processing using ARM Cortex M3	Das A., Nayak J., Naik B., Pati S., Pelusi D. (eds) Computational Intelligence in Pattern Recognition. Advances in Intelligent Systems and Computing, vol 999. Springer, Singapore. https://doi.org/10.1007/978-981-13-9042-5_9	978- 981-13-9041- 8	3	No	3
5.	Variability in Nano- scale MOS	Nanoscale Devices: Physics, Modeling and	ISBN: 9781138060340	1	Yes. Supervis	10

	Transistor and EδDC	their Application, CRC			or	
	MOS Transistor	Press, USA., Editor:				
		B.K.Kaushik, Chapter 2				
6.	Behavioral Modeling	Communication, Devices,		4	No	3
	of Differential	and Computing, Editor:	10-8585-7			
	Inductive Seismic	JaydebBhaumikIndrajitCh				
	Sensor and	akrabartiBishnu Prasad				
	Implementation of	De Banibrata Bag Surajit				
	its Read Out Circuit	Mukherjee, Springer				
		Lecture Notes in				
		Electrical Engineering,				
,	Non-seeds MAGGEET	Vol. 470, April 2018	ICDN 070 2 CC2	NII	V ₂₋₂	4.0
7.	Nanoscale MOSFET:	Introduction to Nano:		Nil	Yes,	10
	MOS Transistor as	Basics to Nanoscience	47314-6		single author	
	Basic Building Block	and Nanotechnology, 2015 Publisher: Springer,			author	
		Editor A.Sengupta and				
		C.K.Sarkar.				
3.	Statistical	Advanced Nanomaterials	ISBN No: 978-3-	1	Yes.	10
,.	Characterization of	and Nanotechnology	642-34215-8	-	Supervis	-0
	Flicker	Editor: P.K.Giri et al	012 31213 0		or	
	Noise Fluctuation of	Publisher: Springer-				
	a Nano-Scale	Verlag Berlin Heidelberg				
	NMOS Transistor	2013				
	Page no 203-214					
).	MOSFET	Technology Computer	ISBN No:	Nil	Yes,	10
	Characterization for	Aided Design: Simulation	978-1-4665-		single	
	VLSI Circuit	for VLSI MOSFET	1265-8		author	
	Simulation	Editor: Chandan Kumar				
	Page no: 267-362	Sarkar				
		Publisher: CRC Press,				
		USA, May 2013				

Selected Conference Proceedings as Supervising Author

S. No	Title with page nos.	Details of Conference Publications	ISSN/ISBN No	No of Co- Authors	Whether you are the main author	API Score
1.	'Study of LER/LWR	Accepted for	ISBN No: 978-	1	Yes.	5
	Induced VT	Publications in the	1-5090-4724-		Supervisor	

	I	I	1 - 1	I	I	10
	Variability of an EδDC n-channel MOS Transistor'	Proceedings of Dev IC 2017, Publisher: IEEE	6/17			10
2.	'Study of Short Channel Characteristics of Gate Underlapped InGaAs-OI-Si MOS Transistor'	Proceedings of NCDC 2016, Editor: A.K.Panda, Publisher: IPM Pvt. Ltd, Odhisha	ISBN: 978-93- 82208-78-5	1	Supervisor	5
3.	Effect of Buried Oxide (BOX) Thickness Scaling on Analog/RF Performance of InGaAs-on- Insulator MOS Transistor	Proceedings of 2nd Int. Conf. Microelectronics, Circuits and Systems, organized by IASTM, Editor: D.Acharya, Publisher: Arisha Creation, Kolkata	ISBN: 81- 85824-46-0	1	Supervisor	5
4.	Temperature Analysis of Threshold Voltage and Sub-threshold slope of Epitaxial Delta Doped Channel MOS Transistor for SoC Applications, Pp105-109, 2015	Proceedings of 2nd Int. Conf. Microelectronics, Circuits and Systems, organized by IASTM, Editor: D.Acharya Publisher: Arisha Creation, Kolkata	ISBN: 81- 85824-46-0	1	Supervisor	5
5.	Amino acid classification based on Electrical response of its Codon composition	Proceedings of IEEE Int. Conference on Research in Computational Intelligence and Communication Networks, Pp279-284, 2015	Electronic ISBN: 978-1- 4673-6735-6 CD-ROM ISBN: 978-1- 4673-6734-9	2	2 nd Author	4
6.	Study of Wide Temperature Variation (100-500 K) on Drain Current Characteristics of a 22nm n-channel EδDC MOS Transistor	Proceedings of 4th International. Conference on Computing, Communication and Sensor Network, 2015, organized by IASTM, Editor: D.Acharya, Publisher: IASTM	ISBN: 81- 85824-46-0	1	Supervisor	5

7.	Impact of Gate Underlap on Analog/RF Performance of InGaAs-OI-Si Substrate MOS Transistor for SoC Computing Applications	Proceedings of 4th International. Conference on Computing, Communication and Sensor Network 2015, organized by IASTM, Publisher: IASTM	ISBN: 81- 85824-46-0	1	Supervisor	5
∞.	Study of Analog and RF Performance of UTB-OI-Si Substrate MOS Transistor using Buffered InGaAs and Silicon Channel	Proceedings of 6th International Conference CODEC 2015, Publisher: IEEE	Electronic ISBN: 978-1- 4673-9513-7 CD-ROM ISBN: 978-1-4673- 9511-3 Print on Demand(PoD) ISBN: 978-1- 4673-9514-4	1	Supervisor	5
9.	Power Aware Clustering and Placement for FPGAs	1 st International Science and Technology Congress, IEMCON 2014, Publisher: Elsevier	ISBN: 978935107248 5	3	Supervisor	6
10.	Study of Reverse Substrate Bias Effect of 22nm node Epitaxial Delta Doped Channel MOS Transistor	VLSI Design and Test, 18th International Symposium on, Publisher: IEEE	Electronic ISBN: 978-1- 4799-4006-6 Print ISBN: 978-1-4799- 5088-1 CD-ROM ISBN: 978-1-4799- 4007-3	1	Supervisor	5
11.	Threshold Voltage Modeling of Deeply Depleted Channel MOSFET and Simulation Study of its Analog Performances	Electronics, Communication and Instrumentation (ICECI), 2014 International Conference, Publisher: IEEE	Electronic ISBN: 978-1- 4799-3983-1 CD-ROM ISBN: 978-1-4799- 3982-4	1	Supervisor	5
12.	An Improved gm/ID	Manoj Singh Gaur Mark Zwolinski	ISSN 1865- 0929 e-ISSN	2	Supervisor	6

	Methodology for	Vijay Laxmi Dharmendra	1865-0937			12
	Ultra-Low-Power	Boolchandani	ISBN 978-3-			
	Nano-Scale CMOS	Virendra Singh Adit D.	642-42023-8 e-			
	OTA Design	Singh (Eds.), CCIS 382,	ISBN 978-3-			
		pp. 128–137, 2013.	642-42024-5			
		Publisher: Springer-	DOI			
		Verlag Berlin Heidelberg	10.1007/978-			
		2013	3-642-42024-5			
13.	Semi-Analytical	16 th IWPSD, Proceedings	ISSN: 0277-	1	Supervisor	5
	Estimation of	SPIE	786X			
	Intra-Die	edited by Y N.	ISBN:			
	Variations of	Mohapatra, B. Mazhari,	978081949300			
	Analog	M. Katiyar, Vol. 8549	2			
	Performances of	(SPIE, Bellingham,				
	Nano-scale NMOS	WA, 2012)				
	Transistor					
	pp 854904-1-5.					

Ongoing and Completed Research Projects and Consultancies

S.No	Title	Agency	Period	Grant/Amount Mobilized (Rs. Lakh)	API
1.	Special Manpower	MeitY, Govt.	2015-	Rs. 95.09 Lakh + EDA	20
	Development Programme-Chip	of India		tools and Servers	
	to Systems Design in VLSI			procured centrally	
	Design				
2.	Modern Biology and Signal	University	2017-	Rs. 4.5 Lakh	10
	Processing Group,	with			
		Potential for			
		Excellence,			
		Calcutta			
		University			
3.	Development of a design	DST, Govt. of		Rs. 12,12,000/-	10
	automation tool for nano	India	2010-		
	CMOS analog circuits		2013		
4.	Device-Circuit Co-design and	TEQIP,	Novemb	Rs. 1 Lakh	10
	Integration of Device CAD and	Phase-II,	er 2013-		
	Circuit CAD for the study of	University of	Novemb		

	Nano-scale MOS Transistors for	Calcutta	er 2015		
	Low Power SoC Applications				
5.	Statistical Modeling, Design and	CRNN,			10
	Optimization of Nano-CMOS	University of	2009-	Rs. 2 Lakh + Salary	
	Analog/RF Circuits	Calcutta	2011	of 1 SRF	

Research Guidance

(i) M.Phill/M.tech

Numb er	-			Degree Awarde		API Score
22	S.No	Name of Student	Thesis Title		1	
	1.	SarojMondal	E123_Core Micro-Architecture		YES 200	_
	2.	Sipra Mandal	Modeling, Simulation and Design Nano-scale CMOS Circuits using Computing Techniques		YES 201	
	3.	Chandan Mukherjee	Statistical Study of the Variation of I Parameters on the Performance of VCO and OPAMP Circuits		YES 201	
	4.	KaustavDasg upta	Design and Study of Digital Phase Loop using nanoscale CMOS Technol		YES 201	
	5.	KrishnenduD ey	Design of a Wide-band, Low-Power Phase Locked Loop using 32-nm Technology		YES 201	_
	6.	DipankarDha bak	Performance Modeling of Nan CMOS Logic Circuits using Soft Con Techniques	o-scale nputing	YES 201	
	7.	Joyjit Mukherjee	Design of a Nano-scale CMOS I Circuits using Soft Computing Technic		YES 201	_

8.	Debabrata Bose	Design of a nano-scale CMOS Inverter using Generic Algorithm.	YES 2011	5
9.	SomnathPaul	Design of Amplifier for Ultra-Low Power Analog Application using nano-scale MOS Transistors	YES 2012	5
10.	. Abhijit Dana	SPICE Modeling and Parameter Extraction of Nano-scale MOS Transistors for Low Power Analog Circuit Applications	YES 2012	5
11.	. Pranjal Barman	Statistical Study of Random Discrete Dopant Effect in Scaled MOS Transistor and Its Reduction by Channel Engineering Approach.		5
12.	. Kritanjali Das	Study of Analog Performances of Nano- scale MOS Transistors		5
13.	DebayanBair agi	Study of Substrate Bias Effect for Epitaxial Delta Doped Channel MOS Transistor	YES 2014	5
14.	. Aparna Das	Study of Power Aware Clustering for FPGA	YES 2014	5
15.	. Mousumi Ghosh	Study of Power Aware Placement for FPGA	YES 2014	5
16.	. Rahul Kumar Shaw	Design of a Low Power Front End OTA and PSO Application for the Optimization of Threshold Voltage Parameter of E δ DC Transistor	Yes 2016	5
17.	. Rinkee Das	Temperature Characterization over Wide Range (100-500K) of an n-channel E δ DC MOS Transistor	Yes 2016	5
18.	. Saswata Chatterjee	Design of a Low Frequency, Low Power, Fast Locking Digital Phase Locked Loop using SCL 180 nm technology	Yes 2017	5
19.	. Suman	Adaptive Noise Cancellation of Seismic	Yes	5

	Goswami	Signal using Least Mean Square Algorithm and Implementation using FPGA	2017	
20.	Kaushik Sen	Modeling of a Differential Inductive Seismic Sensor and its Simulation using COMSOL Multiphysics	Yes 2017	5
21.	Monalisa Dutta	Design and Implementation of FPGA Based Earthquake Early Warning System	YES 2017	5
22.	Sirsha Guha	Temperature Analysis of Device Performance of a sub-50nm p-Channel SOI FinFET	YES 2019	5
23.	Srabanti Saha	DC-DC Power Bulk Converter jointly with Sankalp Semiconductor as intern.	YES 2020	5

(ii) Ph.D Scholars

Sr. No	Name of the Ph.D. Student	Registration/Enrollem nt Number	Topic of Thesis	Publications Made
1.	Mrs. Sarmista Sengupta	5001 Ph.D. (tech).Proceed/11 5000 Submitted	Study of Process Variability Effects on EδDC MOS Transistor for Low Power VLSI Applications	4 Journal SCI indexed journal and several conference papers
2.	Mr. Subir Maity	Ph.D./Admission/RPE/ 29/2014 5000 Submitted	Study of Device and Circuit Performance of III-V-OI-Si MOS Transistor	4 SCI Indexed journal papers and several conference papers
3.	Mr. Subrata Das	Enrolled	Studies on Physical Design of VLSI Circuits based on Graphene Nanoribbon	1 SCI journal and 1 conference papers

Fellowships, Awards and Invited lectures delivered in conferences / seminars.

Award

Sr. No	Award Name	Academic	Whether	API
		Body	international/national	Score
1.	Best Paper Award for the Paper A	Noorul Islam	National	10

Methodology for Sizing of Analog	University
High Level Topologies using	
Computational Intelligence	
Technique	

Invited Lectures/Papers presented

S.	Title of	Title of	Organized by	Whethe	API
No	Lecture/Academic	Conference/Seminar		r	Score
	Session	etc		internat	
				ional/na	
				tional	
1.	Variability in MOS	3 rd International	Kalyani Govt.	Internati	7
	Transistors	Conference on Devices	Engineering College	onal	
		and Circuits, March			
2	Linifical Model for	2019	IEEE Flooting Davidson	laka wa aki	-
2.	Unified Model for Drain Current		IEEE Electron Devices	Internati onal	7
	Local Variability in	Conference on Emerging Electronics,	Society	Ollai	
	MOS Transistors	16-19 th December			
	TVIOS TTATISTICTS	2018, Bangalore, India			
3.	Process Variability		Electrical Engineering	National	5
	Modeling and Low	I	Department, IIT Kanpur		
	Leakage Device	June 2018			
	Design in IoT				
	Design Space"				
4.	Tutorial on CMOS	2 day Workshop on	Assam University, Silchar	National	5
	Analog IC Design	Emerging VLSI			
5.	In the d	Techologies 2 nd International	International Association	Intownst:	7
Э.	Invited Talk:Epitaxial	2 nd International Conference on	International Association of Science, Technology	Internati onal	'
	Delta Doped		and Management,	Ullai	
	Channel MOS	Circuit and Systems,	and Management,		
	Transistor: A	July 11, 2105			
	Candidate for	, ,			
	Smart Mobile SoC				
	Applications				
6.	Invited Talk:	International	IEEE EDS Calcutta	Internati	7
	Advanced MOS	Workshop on	Chapter and School of	oal	
	Transistor for	Advanced Electron	Electronics Engineering,		
	Mobile SoC	Devices and Circuits,	KIIT University, 3rd-4th		
7	Design,	1 day Markahan	December 2014.	Notional	
7.	Invited Talk: Short	1day Workshop on	Abacus Institute of	National	5

	Channel Effects in MOS Transistors	Advanced Semiconductor Device Modeling and Fabrication	Engineering and Management, 15 th November 2014.		
8.	Keynote Talk: Nano-scale CMOS Analog Circuits: Essential Challenges and Design Methodologies,	International Conference, Microelectronics, Circuits and Systems (Micro-2014)	International Association of Science, Technology and Management, Puroshottam Institute of Engineering and Technology, Rourkela, Odisha and IETE, Kolkata. 11 th July 2014.	Internati onal	7
9.	Session Chair	International Conference, Microelectronics, Circuits and Systems (Micro-2014)	International Association of Science, Technology and Management, Puroshottam Institute of Engineering and Technology, Rourkela, Odisha and IETE, Kolkata. 11 th July 2014.	Internati onal	7
10.	Invited Talk: Electron System Design and Manufacturing	Seminar on Embedded System and VLSI	Elitte Institute of Engineering and Management, 29th March 2014	National	5
11.	Joint Course Director, Winter School	UGC-NRCPS Sponsored Winter School Physics and Technology of Sensors (PHYTSENS-12)	University of Calcutta 26 th November 2012	National	5
12.	MEMS Capacitive Sensors	UGC-NRCPS Sponsored Winter School Physics and Technology of Sensors (PHYTSENS-12)	University of Calcutta 26 th November 2012	National	5
13.	Interface Electronics for Smart Sensors	UGC-NRCPS Sponsored Winter School Physics and Technology of Sensors (PHYTSENS-12)	University of Calcutta 22nd November 2012	National	5
14.	MOSFET Characterization for VLSI Circuit Simulation	Faculty Development Program on Recent Trends on VLSI Design and Embedded Systems	C.V.Raman College of University, BPUT, Orissa 27 th July 2012	National	5

15.	Device Characterization for VLSI Circuit Simulation	UGC-NRCPS Sponsored summer school Nano Mastd 2012,	University of Calcutta 1 st June 2012	National	5
16.	CMOS Analog Circuits	UGC-NRCPS Sponsored summer school Techniques for Design, Fabrication and Computation of Integrated Circuits (TECHNOMICS-12)	University of Calcutta 29 th May 2012	National	5
17.	Low Power CMOS Circuits	do	do	National	5
18.	Performance Modeling, Parameter Extraction Technique and Statistical Modeling of Nano- scale CMOS Transistors for VLSI Circuit Simulation	International Workshop on Device Modeling of Microsystems	MOS-AK/GSA and INAE during March 16-18, 2012 at JIIT, Noida	Internati onal	7
19.	Low Power CMOS Circuits	'Advances in Photonic, Electronic and Communication Systems (APECS-2012)'	Tezpur University, Date: January 24 th 2012	National	5
20.	Parameter Extraction Technique for MOS Modeling	Advances in Electronics, Communication and Information Technology	Mizoram University Date: March 25 th 2011	National	5
21.	Low power CMOS Design: Sources and Minimization Techniques	Advances in Electronics, Communication and Information Technology	Mizoram University, Date: March 24 th 2011	National	5
22.	Performance Modeling of Nano Scale CMOS Inverter Circuit	International Conference on Nanotechnology and Biosensor (ICNB2-	Raghu Engineering College, Visakhapatnam (A.P), India	Internati onal	5

23.	using Least Squares Support Vector Machine Effects of Intra-Die Process Variations	International Conference on	Raghu Engineering College, Visakhapatnam	Internati onal	5
	on Nano-Scale CMOS Analog Circuit Performance	J	(A.P), India		
24	Statistical Modeling of Process Variability Effects on Nano- scale CMOS Analog and RF Circuits	IEEE Technical Talk	IEEE Calcutta Section, EDS Chapter, 22 nd June 2010	National	5
25.	CAD for Nano CMOS Analog Design		North Eastern Regional Institute of Science and Technology (NERIST), Nirjuli, Arunachal Pradesh, 8 th September 2009	National	5
26.	CMOS Device Modeling for Analog and Digital Circuits		UGC-NRCPS, IRPE	National	5